What the Chip Is Actually Doing During Decode
Why decode is an awkward fit for a systolic array specifically, what Pallas is for, the three places idle time comes from on one chip, and an honest prediction about tensor parallelism that the hardware may well refute.